Substrate Resistance Extraction for Physics-based Layout Verification
نویسنده
چکیده
Resistive coupling effects via the substrate may damage circuit behaviour of VLSI chips. In order to analyze the influence of the substrate on the circuit behaviour of VLSI chips the admittance matrix of the substrate must be known. This paper describes a Boundary Element Method for the calculation of this matrix. The method uses a Green’s function for the bounded 3D medium. The advantage of this approach is that only those parts of the boundary where current passes — such as substrate contacts and transistor bulk contacts — need to be discretized. Some examples of the use of this method are presented for 2D and 3D problems.
منابع مشابه
Boundary Element Methods for Capacitance and Substrate Resistance Calculations in a VLSI Layout Verification Package
In this paper we describe the application of the Boundary Element Method to the layout verification of VLSI Designs. We describe the methods for the calculation of interconnection capacitances and substrate resistances with the use of problem specific Green’s functions. Emphasis is on computational efficiency and practical accuracy. The methods are implemented in the layout extractor Space (van...
متن کاملA Boundary Element Method for Substrate Cross-talk Analysis
An increasingly urgent topic for the realization of densely packed (mixed signal) integrated circuits is prevention of cross-talk via the substrate. Due to decreasing distances between components and increasing operating frequencies, the coupling between components and/or circuit blocks becomes stronger and affects the circuit behaviour more and more. This paper proposes a Boundary Element Meth...
متن کاملLayout Extraction for Integrated Electronics and MEMS Devices
Lumped parameter simulators are increasingly being used for schematic-based MEMS design. However, as layout continues to be the design representation of choice for MEMS manufacturing, layout verification is crucial. Schematic-based simulation tools can be used for this verification through the extraction of the schematic from the layout representation. Furthermore, integrated MEMS needs combine...
متن کاملEfficient polygon enclosure algorithms for device extraction from VLSI layouts
The typical description of a VLSI layout is the geometrical description of masks. Layout verification [4] is the testing of a layout to see if it satisfies design and layout rules. An important problem in layout verification is layout device extraction, which involves detection of capacitors, resistors, transistors etc. from the geometrical description of masks. The layout extraction process st...
متن کاملLayout Verification by Extraction for Micro Total Analysis Systems
The increasing complexity of Micro Total Analysis Systems (μTAS) is leading to a growing need for layout verification. Currently, verification involves numerical simulation, which is slow, memory consuming and impractical for large designs. An alternative is to couple layout extraction with emerging schematic-based simulation for verification of complex designs. This paper reports on a prototyp...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1993